

Altera SOPC Builder - video_process1.sopc* (F:\Eigene_Dateien\FH_MAS\Mikroelektronik\3_CAS_MED\E1843_Unterrichte_CAS_MED\E1843_SOC\projekt2\Projektphasen1_Vorstudie\Altera\Versuche\Video1\video_process1.sopc)

File Edit Module System View Tools Nios II Help

System Contents System Generation

Component Library

- Nios II Processor
- Bridges and Adapters
- Display
- Interface Protocols
- Legacy Components
- Memories and Memory Controllers
- Other
- Peripherals
 - Debug and Performance
 - Display
 - Character LCD
 - Pixel Converter (BGR0 -> BGR)
 - Video Sync Generator
 - FPGA Peripherals
 - Microcontroller Peripherals
 - MultiProcessor Coordination
 - Mailbox
 - Mutex
 - PLL
 - Terasic Technologies Inc.
 - USB
 - Video and Image Processing

Target: Device Family: Cyclone II

Clock Settings

| Name | Source | MHz |
|-----------|----------|------|
| clk_in | External | 50.0 |
| clk_sdram | pll_c0 | 50.0 |
| clk | pll_c1 | 50.0 |

Use Connections

| Module Name | Description | Clock | Base | End | Tags | IRQ |
|------------------------|--------------------------------------|-----------|--------------|-------------|-------|--------|
| pll | PLL | | | | | |
| st | Avalon Memory Mapped Slave | clk_in | # 0x01211000 | 0x0181100f | | |
| cpu | Nios II Processor | clk | | | IRQ 0 | IRQ 01 |
| instruction_master | Avalon Memory Mapped Master | | | | | |
| data_master | Avalon Memory Mapped Master | | | | | |
| jpg_debug_module | Avalon Memory Mapped Slave | | # 0x01210000 | 0x018104ff | | |
| sdram | SDRAM Controller | | | | | |
| st | Avalon Memory Mapped Slave | clk | # 0x00000000 | 0x00ffffff | | |
| onchip_memory | On-Chip Memory (RAM or ROM) | | | | | |
| st | Avalon Memory Mapped Slave | clk | # 0x01000000 | 0x0180ffff | | |
| jpg_uart | JTAG UART | | | | | |
| avalon_jtag_slave | Avalon Memory Mapped Slave | clk | # 0x01211040 | 0x018110df | | |
| timer | Interval Timer | | | | | |
| st | Avalon Memory Mapped Slave | clk | # 0x01211040 | 0x0181107f | | |
| sysid | System ID Peripheral | | | | | |
| control_slave | Avalon Memory Mapped Slave | clk | # 0x012110c0 | 0x018110cf | | |
| tri_state_bridge | Avalon-MM Tristate Bridge | | | | | |
| avalon_slave | Avalon Memory Mapped Slave | clk | | | | |
| tristate_master | Avalon Memory Mapped Tristate Master | | | | | |
| cfi_flash | Flash Memory Interface (CFI) | | | | | |
| st | Avalon Memory Mapped Tristate Slave | clk | # 0x01400000 | 0x017fffff | | |
| video_in | Clocked Video Input | clk | | | | |
| dout | Avalon Streaming Source | clk | | | | |
| frame_buffer | Frame Buffer | | | | | |
| din | Avalon Streaming Sink | clk | | | | |
| dout | Avalon Streaming Source | clk | | | | |
| read_master | Avalon Memory Mapped Master | | | | | |
| write_master | Avalon Memory Mapped Master | | | | | |
| timing_adapter | Avalon-ST Timing Adapter | | | | | |
| in | Avalon Streaming Sink | clk | | | | |
| out | Avalon Streaming Source | clk | | | | |
| data_format_adapter | Avalon-ST Data Format Adapter | | | | | |
| in | Avalon Streaming Sink | clk | | | | |
| out | Avalon Streaming Source | clk | | | | |
| pixel_converter_0 | Pixel Converter (BGR0 -> BGR) | | | | | |
| in | Avalon Streaming Sink | clk | | | | |
| out | Avalon Streaming Source | clk | | | | |
| video_sync_generator_0 | Video Sync Generator | | | | | |
| in | Avalon Streaming Sink | clk | | | | |
| VGA_MIOS_CTRL_0 | Binary_VGA_Controller_IF | | | | | |
| st | Avalon Memory Mapped Slave | clk_sdram | # 0x00000000 | 0x003ffffff | | |

Info: cfi_flash Flash memory capacity: 4.0 MBytes (4194304 bytes).

Exit Help Prev Next Generate

Clocked Video Input - video_in

Clocked Video Input

Parameter Settings

Preset Loader

Preset conversion: NTSC Load values info controls

Avalon-ST-Video Image Data Format

Bits per pixel per color plane: 8 Bits

Number of color planes: 1

Color plane transmission format: Sequence Parallel

Field order: Field 0 first

Avalon-ST-Video Initial/Default Control Packet

Progressive Interlaced

Image Width

Progressive / Field 0: 640 Pixels

Field 1: 640 Pixels

Image Height

Progressive / Field 0: 480 Pixels

Field 1: 480 Pixels

Clocked Video Parameters

Sync signals: Embedded in video On separate wires

Allow color planes in sequence input

General Parameters

Pixel FIFO size: 640 Pixels

Video in and out use the same clock

Use control port

Cancel Finish



