




READ/WRITE CYCLE TIMING



Groups: Named

Named Edit Filter: Pins all

	Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
19	flash_sram_a[6]	Output	PDN_A14	7	87_I/O	2.5 V (default)	
20	flash_sram_a[5]	Output	PDN_B15	7	87_I/O	2.5 V (default)	
21	flash_sram_a[4]	Output	PDN_A15	7	87_I/O	2.5 V (default)	
22	flash_sram_a[3]	Output	PDN_B16	7	87_I/O	2.5 V (default)	
23	flash_sram_a[2]	Output	PDN_A16	7	87_I/O	2.5 V (default)	
24	flash_sram_d[31]	Input	PDN_C7	8	88_I/O	2.5 V (default)	
25	flash_sram_d[30]	Input	PDN_G6	8	88_I/O	2.5 V (default)	
26	flash_sram_d[29]	Input	PDN_E6	8	88_I/O	2.5 V (default)	
27	flash_sram_d[28]	Input	PDN_F6	8	88_I/O	2.5 V (default)	
28	flash_sram_d[27]	Input	PDN_D7	8	88_I/O	2.5 V (default)	
29	flash_sram_d[26]	Input	PDN_F8	8	88_I/O	2.5 V (default)	
30	flash_sram_d[25]	Input	PDN_A18	7	87_I/O	2.5 V (default)	
31	flash_sram_d[24]	Input	PDN_C12	7	87_I/O	2.5 V (default)	
32	flash_sram_d[23]	Input	PDN_D16	7	87_I/O	2.5 V (default)	
33	flash_sram_d[22]	Input	PDN_A17	7	87_I/O	2.5 V (default)	
34	flash_sram_d[21]	Input	PDN_E14	7	87_I/O	2.5 V (default)	
35	flash_sram_d[20]	Input	PDN_E13	7	87_I/O	2.5 V (default)	
36	flash_sram_d[19]	Input	PDN_D2	1	81_I/O	2.5 V (default)	
37	flash_sram_d[18]	Input	PDN_E11	7	87_I/O	2.5 V (default)	
38	flash_sram_d[17]	Input	PDN_D12	7	87_I/O	2.5 V (default)	
39	flash_sram_d[16]	Input	PDN_C16	7	87_I/O	2.5 V (default)	
40	flash_sram_d[15]	Input	PDN_B6	8	88_I/O	2.5 V (default)	
41	flash_sram_d[14]	Input	PDN_A5	8	88_I/O	2.5 V (default)	
42	flash_sram_d[13]	Input	PDN_B5	8	88_I/O	2.5 V (default)	
43	flash_sram_d[12]	Input	PDN_D5	8	88_I/O	2.5 V (default)	
44	flash_sram_d[11]	Input	PDN_B3	8	88_I/O	2.5 V (default)	
45	flash_sram_d[10]	Input	PDN_A3	8	88_I/O	2.5 V (default)	
46	flash_sram_d[9]	Input	PDN_E7	8	88_I/O	2.5 V (default)	
47	flash_sram_d[8]	Input	PDN_B4	8	88_I/O	2.5 V (default)	
48	flash_sram_d[7]	Input	PDN_A4	8	88_I/O	2.5 V (default)	
49	flash_sram_d[6]	Input	PDN_E8	8	88_I/O	2.5 V (default)	
50	flash_sram_d[5]	Input	PDN_C5	8	88_I/O	2.5 V (default)	
51	flash_sram_d[4]	Input	PDN_B7	8	88_I/O	2.5 V (default)	
52	flash_sram_d[3]	Input	PDN_B8	8	88_I/O	2.5 V (default)	
53	flash_sram_d[2]	Input	PDN_A8	8	88_I/O	2.5 V (default)	
54	flash_sram_d[1]	Input	PDN_D1	1	81_I/O	2.5 V (default)	
55	flash_sram_d[0]	Input	PDN_H3	1	81_I/O	2.5 V (default)	
56	osc_ck	Input	PDN_V9	3	83_I/O	2.5 V (default)	
57	reset_n	Input	PDN_F1	1	81_I/O	2.5 V (default)	
58	sram_addr_n	Output	PDN_F7	8	88_I/O	2.5 V (default)	
59	sram_bwr[3]	Output	PDN_F13	7	87_I/O	2.5 V (default)	
60	sram_bwr[2]	Output	PDN_F12	7	87_I/O	2.5 V (default)	
61	sram_bwr[1]	Output	PDN_F11	7	87_I/O	2.5 V (default)	
62	sram_bwr[0]	Output	PDN_F10	7	87_I/O	2.5 V (default)	
63	sram_bwe_n	Output	PDN_G13	7	87_I/O	2.5 V (default)	
64	sram_oe_n	Output	PDN_F9	8	88_I/O	2.5 V (default)	
65	sram_oe_n	Output	PDN_E9	8	88_I/O	2.5 V (default)	
66	sramclk_test	Output	PDN_D3	1	81_I/O	2.5 V (default)	
67	test_led[3]	Output	PDN_M9	3	83_I/O	2.5 V (default)	
68	test_led[2]	Output	PDN_N12	4	84_I/O	2.5 V (default)	
69	test_led[1]	Output	PDN_P12	4	84_I/O	2.5 V (default)	
70	test_led[0]	Output	PDN_P13	4	84_I/O	2.5 V (default)	
71	flash_sram_a[23]	Unknown	PDN_C18	6	86_I/O	2.5 V (default)	
72	flash_sram_a[1]	Unknown	PDN_E12	7	87_I/O	2.5 V (default)	
73	~ALTERA_ASIO_DA...	Unknown	PDN_L2	2	82_I/O	2.5 V (default)	
74	~ALTERA_DATA0~	Unknown	PDN_L3	2	82_I/O	2.5 V (default)	
75	<chew node>						

For Help, press F1

NLM

