


NOTES:

- Project Drawing Numbers:
 - Raw PCB 100-0320202-C1
 - Gerber Files 110-0320202-C1
 - PCB Design Files 120-0320202-C1
 - Assembly Drawing 130-0320202-C1
 - Fab Drawing 140-0320202-C1
 - Schematic Drawing 150-0320202-C1
 - PCB Film 160-0320202-C1
 - Bill of Materials 170-0320202-C1
 - Schematic Design Files 180-0320202-C1
 - Functional Specification 210-0320202-C1
 - PCB Layout Guidelines 220-0320202-C1
 - Assembly Rework 320-0320202-C1

2. 1173 Parts, 88 Library Parts, 1318 Nets, 6621 Pins

Stratix V GX FPGA Development Kit Board



REV	DATE	PAGES	DESCRIPTION
B1	06/07/2011	All	INITIAL REVISION B RELEASE
B2	07/07/2011	8,27,29	Swap REFCLK2_QL1_P/REFCLK2_QL1_N on FPGA. R222=DNI, R283=10K
B3	07/18/2011	4,9,11	Move ENET_RX_P/N is ES DPA pins. This also cause CLK_125_P/N and CLKINBOT_P0/N0 to swap and PCIE_SMBCLK and USE_LED_G3 to be moved.
B4	07/25/2011	18, 25	Change 5M570 to EPM570. Add control signals between EPM570 & 5M2210. Delete SECURITY_MODE from EPM570.
B5	07/25/2011	25	Remove extra GND connects that would be used for MaxV package support. Move USB_CFG11 to F9.
B6	07/25/2011	17, 18, 25	Update EPCQ to Micron part. Add EXTRA_SIG[2:0] between the EPM570 and 5M2210, we will try to add these, but could be removed if too much change is required in layout adding risk.
B7	08/09/2011	25	Fix incorrect UB2 EMP570 pin assignments due to part symbol update.
B8	09/15/2011	10	Update Si5338 crystal inputs.

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	30	Power 5 - Linear Regulator
2	FPGA Package Top	31	Power 6 - Power & Temp Monitor
3	PCI Express Edge Connector	32	Power 7 - Stratix V GX Power
4	Stratix V GX Bank 3	33	Power 8 - Stratix V GX GND
5	Stratix V GX Bank 4	34	Decoupling
6	Stratix V GX Bank 7		
7	Stratix V GX Bank 8		
8	Stratix V GX Transceiver Banks		
9	Stratix V GX Clocks		
10	PLL		
11	Stratix V GX Configuration		
12	JTAG		
13	DDR3 - Part 1 of 2		
14	DDR3 - Part 2 of 2		
15	QDRII+ SRAM		
16	RLDRAM II CIO		
17	Flash		
18	5M2210 System Controller		
19	QSFP Interface		
20	Display Port (x4)		
21	SDI TX Cable Driver & SMB		
22	HSMC Port A & Port B		
23	Ethernet PHY & RJ-45		
24	User I/O (LEDs, Buttons, Switches, LCD)		
25	On-Board USB Blaster II		
26	Power 1 - DC Input, 12V, 3.3V		
27	Power 2 - 0.85V		
28	Power 3 - 5V, 1.5V, 1.8V, 3.3V		
29	Power 4 - 1.0V_GXB, 1.5V_FPGA		




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R)	B8
Date:	Thursday, September 15, 2011	Sheet	1 of 34

FPGA Package Top View

Top View - Flip Chip
Stratix V - 5SGXEA7K2F40C2ES

BANK 7B VCCIO = 2.5V
HSMA, QSFP CTL, DisplayPort CTL
BANK 7A VCCIO = 2.5V default/Variable
BANK 7C HSMB, USER IO
BANK 7D

BANK 8A
BANK 8B VCCIO = 1.5V
BANK 8C DDR3, Embedded USB Blaster II
BANK 8D



XCVR BANK QR2
HSMC Port B x2 (of 4 XCVRS)
DisplayPort (x4)

XCVR BANK QR3
QSFP
SDI

XCVR BANKS QR0, QR1
HSMC Port A x8
HSMC Port B x2 (of 4 XCVRS)

XCVR BANKS QR0, QR2
PCI Express x8




BANK 4B VCCIO = 2.5V
HSMA, USER IO
BANK 4A FLASH, USER IO VCCIO = 1.8V
BANK 4C QDRII+, FLASH VCCIO = 1.8V
BANK 4D

BANK 3A VCCIO = 2.5V
BANK 3B CONFIG, ENET, USER IO
BANK 3C VCCIO = 1.8V
BANK 3D RLDRAM II, FLASH




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix V GX FPGA Development Kit Board		
Copyright (c) 2011, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0320202-B1	Rev B8
Date:	Thursday, September 15, 2011	Sheet 2 of 34

PCI Express Edge Connector




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix V GX FPGA Development Kit Board		
Copyright (c) 2011, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0320202-B1	Rev B8
Date: Thursday, September 15, 2011	Sheet 3	of 34

Stratix V Bank 3




See Stratix V GX Config sheet for ENET_RX_P


FLASH & MAX BUS INTERFACE




LCD & USER I/O INTERFACES




ETHERNET INTERFACE




HSMC INTERFACE




PCIE INTERFACE




SDI INTERFACE



RLDRAM II INTERFACE




QSFP INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R)	B8
Date:	Thursday, September 15, 2011	Sheet	4 of 34



Stratix V Bank 4




5SGXA7KF40 Version = 1.0 Pin-out




5SGXA7KF40 Version = 1.0 Pin-out



5SGXA7KF40 Version = 1.0 Pin-out



5SGXA7KF40 Version = 1.0 Pin-out




QDRII+ QVLD = QDRII C_P
QDRII+ ODT = QDRII C_N




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date: Thursday, September 15, 2011	Sheet 5	of 34	


Stratix V Bank 7




Stratix V Bank 8




DDR3 x72 INTERFACE



MAX V CONTROL



STRATIX V USB INTERFACE



5SGXA7KF40
Version = 1.0 Pin-out

5SGXA7KF40
Version = 1.0 Pin-out

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title: **Stratix V GX FPGA Development Kit Board**

Copyright (c) 2011, Altera Corporation. All Rights Reserved.











Size	Document Number	Rev
B	150-0320202-B1 (6XX-43827R)	B8

Date: Thursday, September 15, 2011 Sheet 7 of 34





Stratix V GX Transceivers and Power




Stratix V GX Clocks



SSGXA7KF40 Version = 1.0 Pin-out




STRATIX V CLOCKS



STRATIX V USB INTERFACE



HSMC INTERFACE




QSFP INTERFACE




FLASH INTERFACE



MAX V CONTROL



LCD & USER I/O INTERFACES



SDI INTERFACES




RLDRAM II INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date: Thursday, September 15, 2011	Sheet 9	of 34	

PLL



Stratix V GX Configuration





5SGXA7KF40 Version = 1.0 Pin-out



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix V GX FPGA Development Kit Board		
Copyright (c) 2011, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0320202-B1	Rev B8
Date: Thursday, September 15, 2011	Sheet 11	of 34


JTAG



TS5A23157 Switch Functions


When Pins 1 & 5 are:
 LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON

Logic 0 = pin 10 <-> pin 9 (5M2210 Bypass)
 Logic 1 = pin 10 <-> pin 2 (5M2210 Enable)




Logic 0 = pin 6 <-> pin 7 (5M2210 Bypass)
 Logic 1 = pin 6 <-> pin 4 (5M2210 Enable)

Logic 0 = pin 10 <-> pin 9 (HSMA Bypass)
 Logic 1 = pin 10 <-> pin 2 (HSMA Enable)




Logic 0 = pin 10 <-> pin 9 (HSMB Bypass)
 Logic 1 = pin 10 <-> pin 2 (HSMB Enable)




USB Blaster Programming Header

(uses JTAG mode only)




Populate R117 if you would like to Master the JTAG chain through HSMC Port A or HSMC Port B.




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date: Thursday, September 15, 2011	Sheet 12	of 34	


512MB DDR3 (x72 devices) - Part 1 of 2



1152MB DDR3- Part 2 of 2





- DDR3_BA[2:0] 13,7
- DDR3_DM[8:0] 13,7
- DDR3_DQS_P[8:0] 13,7
- DDR3_DQS_N[8:0] 13,7
- DDR3_DQ[71:0] 13,7
- DDR3_A[13:0] 13,7






QDRII+

Altera recommends to use external termination for QDRII+ address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.



Place Near QDRII+




QDRII+ QVLD = QDRII_C_P
QDRII+ ODT = QDRII_C_N



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date:	Thursday, September 15, 2011	Sheet	15 of 34


RLDRAM II, CIO




Altera recommends to use external termination for RLDRAM II address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command.

RLDRAM II INTERFACE




PLACE THESE CAPACITORS AS CLOSE AS POSSIBLE TO THE RLDRAM II



PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM II





HSTL1 BYPASS CAPS FOR RLDRAM II CIO




Output Impedence

Setting	RLDC_ZQ
MAX Drive	1.8V
60 Ohms	301 Ohm to GND
50 Ohms	250 Ohm to GND



FLASH






- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM_A1 mapped to address bit 1 in software.
- When using dual x16 flash devices for an equivalent x32 (x16|x16) flash device a word consists of 32 data bits so addressing starts with FM_A1 mapped to address bit 2 in software.






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date: Thursday, September 15, 2011	Sheet 17	of 34	

5M2210 System Controller




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date: Thursday, September 15, 2011	Sheet 18	of 34	

Quad Small Form-factor Pluggable (QSFP) Interface



QSFP INTERFACE





QSFP_CAGE1



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date:	Thursday, September 15, 2011	Sheet	19 of 34

Display Port (x4)


DISPLAYPORT INTERFACE



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R)	B8
Date:	Thursday, September 15, 2011	Sheet	20 of 34




SDI Cable Driver, Equalizer, and SMB



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	(6XX-43827R)	Rev B8
Date:	Thursday, September 15, 2011	Sheet	21 of 34

HSMC Port A & Port B



- ### HSMC PORT A
- HSMA_D[3:0] 4
 - HSMA_TX_D_P[16:0] 5,6
 - HSMA_TX_D_N[16:0] 5,6
 - HSMA_RX_D_P[16:0] 5,6
 - HSMA_RX_D_N[16:0] 5,6
 - HSMA_CLK_OUT_P[2:1] 5,6
 - HSMA_CLK_OUT_N[2:1] 5,6
 - HSMA_CLK_IN_P[2:1] 9
 - HSMA_CLK_IN_N[2:1] 9
 - HSMA_PRSENTn 18,24,5

- ### HSMC PORT B INTERFACE
- HSMB_A[15:0] 6
 - HSMB_BA[3:0] 6
 - HSMB_DM[3:0] 6
 - HSMB_DQ[31:0] 6
 - HSMB_DQS_P[3:0] 6
 - HSMB_DQS_N[3:0] 6
 - HSMB_CLK_IN_P[2:1] 9
 - HSMB_CLK_IN_N[2:1] 9
 - HSMB_CLK_OUT_P[2:1] 6
 - HSMB_CLK_OUT_N[2:1] 6
 - HSMB_WEn 6
 - HSMB_CSn 6
 - HSMB_CKE 6
 - HSMB_CASn 6
 - HSMB_RASn 6
 - HSMB_PRSENTn 18,24,5
 - HSMB_C_P 6
 - HSMB_C_N 6
 - HSMB_ADDR_CMD0 6

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title Stratix V GX FPGA Development Kit Board


Copyright (c) 2011, Altera Corporation. All Rights Reserved.

Size	Document Number	Rev
B	150-0320202-B1	B8

Date: Thursday, September 15, 2011 Sheet 22 of 34











10/100/1000 Ethernet










Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-B1	Rev B8	
Date:	Thursday, September 15, 2011	Sheet	23 of 34


User I/O



On-Board USB Blaster II




Power 1 - DC Input & 12V, 3.3V Output



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R)	B8
Date:	Thursday, September 15, 2011	Sheet	26 of 34


Power 2 - 0.85V




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R) B8	
Date:	Thursday, September 15, 2011	Sheet	27 of 34




Power 3 - 5.0V, 1.5V, 1.8V and 3.3V




Power 4 - Linear Regulators



Power 6 - Power & Temperature Monitor















Power 8 - Stratix V GX Ground



Decoupling

Place 6 vias minimum on each X2Y cap.



SCREW1	SCREW3	STANDOFF1	SPACER1	PCB1
SCREW2	SCREW4	STANDOFF2	SPACER2	
	SCREW5	STANDOFF3		
	SCREW6	STANDOFF4		



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Stratix V GX FPGA Development Kit Board			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-B1	(6XX-43827R) B8	
Date:	Thursday, September 15, 2011	Sheet	34 of 34