

Component Library

System Contents | Address Map | Clock Settings | Project Settings | Instance Parameters | System Inspector | HDL Example | Generation

ram rom

Project

- New Component...

Library

- Memories and Memory Controllers
  - On-Chip
    - On-Chip Memory (RAM)

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk				
		clk_in	Clock Input	Double-click to export				
		clk_in_reset	Reset Input	Double-click to export				
		clk_reset	Reset Output	Double-click to export				
<input checked="" type="checkbox"/>		nios2_qsys_0	Nios II Processor					
		clk	Clock Input	Double-click to export	clk_0			
		reset_n	Reset Input	Double-click to export	[clk]			
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]			IRQ 0
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]			IRQ 31
		jtag_debug_module_re...	Reset Output	Double-click to export	[clk]			
		jtag_debug_module	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0800	0x0FFF	
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
<input checked="" type="checkbox"/>		epcs_flash_controller_0	EPCS/EPCQx1 Serial Flash Controller					
		clk	Clock Input	Double-click to export	clk_0			
		reset	Reset Input	Double-click to export	[clk]			
		epcs_control_port	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000	0x07FF	

clk\_0.clk\_in  
Clock Input [clock\_sink 13.0]

Messages

Description	Path
2 Errors	
Reset slave is not specified. Please select the reset slave	System.nios2_qsys_0
Exception slave is not specified. Please select the exception slave	System.nios2_qsys_0
3 Warnings	