


**NOTES:**

- Project Drawing Numbers:
  - Raw PCB 100-0320202-C1
  - Gerber Files 110-0320202-C1
  - PCB Design Files 120-0320202-C1
  - Assembly Drawing 130-0320202-C1
  - Fab Drawing 140-0320202-C1
  - Schematic Drawing 150-0320202-C1
  - PCB Film 160-0320202-C1
  - Bill of Materials 170-0320202-C1
  - Schematic Design Files 180-0320202-C1
  - Functional Specification 210-0320202-C1
  - PCB Layout Guidelines 220-0320202-C1
  - Assembly Rework 320-0320202-C1

2. 1172 Parts, 88 Library Parts, 1330 Nets, 6643 Pins

## Stratix V GX FPGA Development Kit Board



| REV  | DATE       | PAGES   | DESCRIPTION   |
|------|------------|---------|---|
| C1   | 09/27/2011 | All     | INITIAL REVISION C RELEASE  |
| C1.1 | 12/22/2011 | 26      | BOM UPDATE FOR CAPACITOR C111 AND C127.   |
| C1.2 | 03/15/2012 | 07      | ADD A NOTE ON SHEET 7 FOR DDR3 SPEED REQUIREMENTS.  |
| C1.3 | 04/30/2012 | 3-9, 16 | REMOVE RLDRAM II UNTESTED/UNPOPULATED NOTE. UPDATE STRATIX V GX PART NUMBER TO 5SGXEA7K2F40C2N. UPDATE VOLTAGE SET RESISTORS FOR STRATIX V PRODUCTION DEVICES. UNUSED STRATIX V RX XCVRS GET TIED TO GND THROUGH 0-OHM RESISTOR. CHANGE AC CAPS TO 220nF FOR PCIE GEN3. UPDATE BOARD PART NUMBER. UPDATE SV RREF RESISTORS TO 1.8K-OHM. |

| PAGE | DESCRIPTION                               | PAGE | DESCRIPTION                    |
|------|---|------|--------------------------------|
| 1    | Title, Notes, Block Diagram, Rev. History | 30   | Power 5 - Linear Regulator     |
| 2    | FPGA Package Top                          | 31   | Power 6 - Power & Temp Monitor |
| 3    | PCI Express Edge Connector                | 32   | Power 7 - Stratix V GX Power   |
| 4    | Stratix V GX Bank 3                       | 33   | Power 8 - Stratix V GX GND     |
| 5    | Stratix V GX Bank 4                       | 34   | Decoupling                     |
| 6    | Stratix V GX Bank 7                       |      |                                |
| 7    | Stratix V GX Bank 8                       |      |                                |
| 8    | Stratix V GX Transceiver Banks            |      |                                |
| 9    | Stratix V GX Clocks                       |      |                                |
| 10   | PLL                                       |      |                                |
| 11   | Stratix V GX Configuration                |      |                                |
| 12   | JTAG                                      |      |                                |
| 13   | DDR3 - Part 1 of 2                        |      |                                |
| 14   | DDR3 - Part 2 of 2                        |      |                                |
| 15   | QDRII+ SRAM                               |      |                                |
| 16   | RLDRAM II CIO                             |      |                                |
| 17   | Flash                                     |      |                                |
| 18   | 5M2210 System Controller                  |      |                                |
| 19   | QSFP Interface                            |      |                                |
| 20   | Display Port (x4)                         |      |                                |
| 21   | SDI TX Cable Driver & SMB                 |      |                                |
| 22   | HSMC Port A & Port B                      |      |                                |
| 23   | Ethernet PHY & RJ-45                      |      |                                |
| 24   | User I/O (LEDs, Buttons, Switches, LCD)   |      |                                |
| 25   | On-Board USB Blaster II                   |      |                                |
| 26   | Power 1 - DC Input, 12V, 3.3V             |      |                                |
| 27   | Power 2 - 0.90V                           |      |                                |
| 28   | Power 3 - 5V, 1.5V, 1.8V, 3.3V            |      |                                |
| 29   | Power 4 - 1.0V_GXB, 1.5V_FPGA             |      |                                |




|  |                                |              |          |
|--|--------------------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                |              |          |
| Size B   | Document Number 150-0320202-C1 | (6XX-44143R) | Rev C1.3 |
| Date: Monday, May 07, 2012                                     | Sheet 1                        | of 34        |          |

# FPGA Package Top View

Top View - Flip Chip  
Stratix V - 5SGXEA7K2F40C2ES

**BANK 7B** VCCIO = 2.5V  
HSMA, QSFP CTL, DisplayPort CTL  
**BANK 7A** VCCIO = 2.5V default/Variable  
**BANK 7C** HSMB, USER IO  
**BANK 7D**

**BANK 8A**  
**BANK 8B** VCCIO = 1.5V  
**BANK 8C** DDR3, Embedded USB Blaster II  
**BANK 8D**



**XCVR BANK QR2**  
HSMC Port B x2 (of 4 XCVRS)  
DisplayPort (x4)

**XCVR BANK QR3**  
QSFP  
SDI

**XCVR BANKS QR0, QR1**  
HSMC Port A x8  
HSMC Port B x2 (of 4 XCVRS)

**XCVR BANKS QR0, QR2**  
PCI Express x8




**BANK 4B** VCCIO = 2.5V  
HSMA, USER IO  
**BANK 4A** FLASH, USER IO VCCIO = 1.8V  
**BANK 4C** QDR11+, FLASH VCCIO = 1.8V  
**BANK 4D**

**BANK 3A** VCCIO = 2.5V  
**BANK 3B** CONFIG, ENET, USER IO  
**BANK 3C** VCCIO = 1.8V  
**BANK 3D** RLDRAM II, FLASH




|  |                       |              |         |
|--|-----------------------|--------------|---------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |         |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |         |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |         |
| Size B   | Document Number       | Rev          |         |
|  | 150-0320202-C1        | (6XX-44143R) | C1.3    |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 2 of 34 |

# PCI Express Edge Connector




|  |                             |       |         |
|--|-----------------------------|-------|---------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                             |       |         |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                             |       |         |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                             |       |         |
| Size   | Document Number             | Rev   |         |
| B  | 150-0320202-C1 (6XX-44143R) | C1.3  |         |
| Date:  | Tuesday, May 01, 2012       | Sheet | 3 of 34 |


# Stratix V Bank 3




## FLASH & MAX BUS INTERFACE




## LCD & USER I/O INTERFACES



## ETHERNET INTERFACE



## HSMC INTERFACE




## PCIE INTERFACE




## SDI INTERFACE



## RLDRAM II INTERFACE




## QSFP INTERFACE




|  |                       |              |         |
|--|-----------------------|--------------|---------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |         |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |         |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |         |
| Size   | Document Number       | Rev          |         |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3    |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 4 of 34 |



# Stratix V Bank 4



5SGXA7KF40 Version = 1.0 Pin-out




5SGXA7KF40 Version = 1.0 Pin-out




5SGXA7KF40 Version = 1.0 Pin-out


## QDRII INTERFACE





## FLASH INTERFACE



## LCD & USER I/O INTERFACES



## HSMC INTERFACE




## Si571 VCXO



|  |                       |              |         |
|--|-----------------------|--------------|---------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |         |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |         |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |         |
| Size   | Document Number       | Rev          |         |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3    |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 5 of 34 |



# Stratix V Bank 7



## FLASH INTERFACES

FM\_A[26:0] 17,18,4,5,9

## USER I/O INTERFACES

USER\_DIPSW[7:0] 24  
 USER\_LED\_R[7:0] 24,4,9  
 USER\_LED\_G[7:0] 11,24,4,5,9

## HSMB INTERFACE

HSMA\_TX\_D\_P[16:0] 22,5  
 HSMA\_TX\_D\_N[16:0] 22,5  
 HSMA\_RX\_D\_P[16:0] 22,5  
 HSMA\_RX\_D\_N[16:0] 22,5  
 HSMA\_CLK\_OUT\_P[2:1] 22,5  
 HSMA\_CLK\_OUT\_N[2:1] 22,5

## HSMB INTERFACE

HSMB\_A[15:0] 22  
 HSMB\_BA[3:0] 22  
 HSMB\_DM[3:0] 22  
 HSMB\_DQ[31:0] 22  
 HSMB\_DQS\_P[3:0] 22  
 HSMB\_DQS\_N[3:0] 22  
 HSMB\_CLK\_IN\_P[2:1] 22,9  
 HSMB\_CLK\_IN\_N[2:1] 22,9  
 HSMB\_CLK\_OUT\_P[2:1] 22  
 HSMB\_CLK\_OUT\_N[2:1] 22  
 HSMB\_WEn 22  
 HSMB\_CSn 22  
 HSMB\_CKE 22  
 HSMB\_CASn 22  
 HSMB\_RASn 22  
 HSMB\_CLK\_IN0 22,9  
 HSMB\_CLK\_OUT0 22,9  
 HSMB\_C\_P 22  
 HSMB\_C\_N 22  
 HSMB\_ADDR\_CMD0 22

## DISPLAYPORT INTERFACE

DP\_HOT\_PLUG DP\_HOT\_PLUG 20  
 DP\_DIRECTION DP\_DIRECTION 20  
 DP\_RETURN DP\_RETURN 20  
 DP\_AUX\_P DP\_AUX\_P 20  
 DP\_AUX\_N DP\_AUX\_N 20  
 DP\_AUX\_TX\_P DP\_AUX\_TX\_P 20  
 DP\_AUX\_TX\_N DP\_AUX\_TX\_N 20

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title **Stratix V GX FPGA Development Kit Board**

Copyright (c) 2011, Altera Corporation. All Rights Reserved.


|      |                             |      |
|------|-----------------------------|------|
| Size | Document Number             | Rev  |
| B    | 150-0320202-C1 (6XX-44143R) | C1.3 |

Date: Tuesday, May 01, 2012 Sheet 6 of 34


# Stratix V Bank 8




## DDR3 x72 INTERFACE



## MAX V CONTROL



## STRATIX V USB INTERFACE



5SGXA7KF40  
Version = 1.0 Pin-out

5SGXA7KF40  
Version = 1.0 Pin-out

**In order to operate DDR3 at 1066MHz Altera requires all DDR3 address and command signals to be in the same sub-bank. With the current DDR3 pin out this board only supports DDR3 up to 800MHz. In order to support DDR3 at 1066MHz in the future DDR3\_RASn would need to move to sub-bank 8B, pin U15.D30.**


|  |                             |       |         |
|--|-----------------------------|-------|---------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                             |       |         |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                             |       |         |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                             |       |         |
| Size   | Document Number             | Rev   |         |
| B  | 150-0320202-C1 (6XX-44143R) | C1.3  |         |
| Date:  | Tuesday, May 01, 2012       | Sheet | 7 of 34 |

# Stratix V GX Transceivers and Power


















5SGXA7KF40  
Version = 1.0 Pin-out

5SGXA7KF40  
Version = 1.0 Pin-out







# Stratix V GX Clocks




## STRATIX V CLOCKS



## STRATIX V USB INTERFACE




## HSMC INTERFACE




## QSFP INTERFACE



## FLASH INTERFACE



## MAX V CONTROL



## LCD & USER I/O INTERFACES



## SDI INTERFACES



## RLDRAM II INTERFACE



SSGXA7KF40 Version = 1.0 Pin-out

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title **Stratix V GX FPGA Development Kit Board**

Copyright (c) 2011, Altera Corporation. All Rights Reserved.


|        |                                |          |
|--------|--------------------------------|----------|
| Size B | Document Number 150-0320202-C1 | Rev C1.3 |
|--------|--------------------------------|----------|

Date: Tuesday, May 01, 2012 Sheet 9 of 34

# PLL



# Stratix V GX Configuration





**USER I/O INTERFACES**  
 USER\_LED\_G[7:0] 24,4,5,6,9

5SGXA7KF40 Version = 1.0 Pin-out



|  |                                |          |
|--|--------------------------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                |          |
| Size B   | Document Number 150-0320202-C1 | Rev C1.3 |
| Date: Tuesday, May 01, 2012                                    | Sheet 11 of 34                 |          |


# JTAG



## TS5A23157 Switch Functions


When Pins 1 & 5 are:  
LOW --> NC to/from COM = ON and NO to/from COM = OFF  
HIGH --> NC to/from COM = OFF and NO to/from COM = ON

Logic 0 = pin 10 <-> pin 9 (5M2210 Bypass)  
Logic 1 = pin 10 <-> pin 2 (5M2210 Enable)




Logic 0 = pin 6 <-> pin 7 (5M2210 Bypass)  
Logic 1 = pin 6 <-> pin 4 (5M2210 Enable)

Logic 0 = pin 10 <-> pin 9 (HSMA Bypass)  
Logic 1 = pin 10 <-> pin 2 (HSMA Enable)




Logic 0 = pin 10 <-> pin 9 (HSMB Bypass)  
Logic 1 = pin 10 <-> pin 2 (HSMB Enable)




Logic 0 = pin 6 <-> pin 7 (HSMB Bypass)  
Logic 1 = pin 6 <-> pin 4 (HSMB Enable)

## USB Blaster Programming Header

(uses JTAG mode only)




Populate R117 if you would like to Master the JTAG chain through HSMC Port A or HSMC Port B.






|  |                                |              |          |
|--|--------------------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                |              |          |
| Size B   | Document Number 150-0320202-C1 | (6XX-44143R) | Rev C1.3 |
| Date: Tuesday, May 01, 2012                                    | Sheet 12                       | of 34        |          |

# 512MB DDR3 (x72 devices) - Part 1 of 2





# 1152MB DDR3- Part 2 of 2






# QDRII+

Altera recommends to use external termination for QDRII+ address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.



Place Near QDRII+





QDRII+ QVLD = QDRII C\_P  
QDRII+ ODT = QDRII C\_N



|  |                                   |              |             |
|--|-----------------------------------|--------------|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                   |              |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                   |              |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                   |              |             |
| Size<br>B  | Document Number<br>150-0320202-C1 | (6XX-44143R) | Rev<br>C1.3 |
| Date:  | Tuesday, May 01, 2012             | Sheet        | 15 of 34    |


# RLDRAM II, CIO



*Altera recommends to use external termination for RLDRAM II address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.*

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command.


PLACE THESE CAPACITORS AS CLOSE AS POSSIBLE TO THE RLDRAM II



PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM II





### HSTL1 BYPASS CAPS FOR RLDRAM II CIO




### Output Impedance

| Setting   | RLDC_ZQ        |
|-----------|----------------|
| MAX Drive | 1.8V           |
| 60 Ohms   | 301 Ohm to GND |
| 50 Ohms   | 250 Ohm to GND |





# FLASH






- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM\_A1 mapped to address bit 1 in software.  
 - When using dual x16 flash devices for an equivalent x32 (x16||x16) flash device a word consists of 32 data bits so addressing starts with FM\_A1 mapped to address bit 2 in software.







|  |                       |              |          |
|--|-----------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |          |
| Size   | Document Number       | Rev          |          |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3     |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 17 of 34 |

# 5M2210 System Controller



|  |                       |              |          |
|--|-----------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |          |
| Size   | Document Number       | Rev          |          |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3     |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 18 of 34 |

# Quad Small Form-factor Pluggable (QSFP) Interface





|  |                                   |              |             |
|--|-----------------------------------|--------------|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                   |              |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                   |              |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                   |              |             |
| Size<br>B  | Document Number<br>150-0320202-C1 | (6XX-44143R) | Rev<br>C1.3 |
| Date:  | Tuesday, May 01, 2012             | Sheet        | 19 of 34    |

# Display Port (x4)


UNTESTED AND UNPOPULATED.

## DISPLAYPORT INTERFACE




|  |                                   |              |             |
|--|-----------------------------------|--------------|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                   |              |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                   |              |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                   |              |             |
| Size<br>B  | Document Number<br>150-0320202-C1 | (6XX-44143R) | Rev<br>C1.3 |
| Date:  | Tuesday, May 01, 2012             | Sheet        | 20 of 34    |

# SDI Cable Driver, Equalizer, and SMB



|  |                                   |              |             |
|--|-----------------------------------|--------------|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                   |              |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                   |              |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                   |              |             |
| Size<br>B  | Document Number<br>150-0320202-C1 | (6XX-44143R) | Rev<br>C1.3 |
| Date:  | Tuesday, May 01, 2012             | Sheet        | 21 of 34    |

# HSMC Port A & Port B



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


**Title** Stratix V GX FPGA Development Kit Board

Copyright (c) 2011, Altera Corporation. All Rights Reserved.

|      |                             |      |
|------|-----------------------------|------|
| Size | Document Number             | Rev  |
| B    | 150-0320202-C1 (6XX-44143R) | C1.3 |







Date: Tuesday, May 01, 2012 Sheet 22 of 34

# 10/100/1000 Ethernet



|  |                       |              |          |
|--|-----------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |          |
| Size   | Document Number       | Rev          |          |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3     |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 23 of 34 |




# User I/O



## PUSH BUTTON INTERFACE




## LED INTERFACE






# On-Board USB Blaster II













|         |    |     |     |
|---------|----|-----|-----|
| FX2 PA1 | G6 | PA0 | PB0 |
| FX2 PA2 | F8 | PA1 | PB1 |
| FX2 PA3 | F7 | PA2 | PB2 |
| FX2 PA4 | F6 | PA3 | PB3 |
| FX2 PA5 | C8 | PA4 | PB4 |
| FX2 PA6 | C7 | PA5 | PB5 |
| FX2 PA7 | C6 | PA6 | PB6 |
|         |    | PA7 | PB7 |

|    |          |     |    |         |
|----|----------|-----|----|---------|
| H2 | RESERVED | PD0 | A8 | FX2 PD0 |
| F1 | AGND     | PD1 | A7 | FX2 PD1 |
| F2 | AGND     | PD2 | B6 | FX2 PD2 |
|    |          | PD3 | A6 | FX2 PD3 |
|    |          | PD4 | B3 | FX2 PD4 |
| H1 | GND      | PD5 | A3 | FX2 PD5 |
| A4 | GND      | PD6 | C3 | FX2 PD6 |
| B4 | GND      | PD7 | A2 | FX2 PD7 |
| C4 | GND      |     |    |         |
| D7 | GND      |     |    |         |
| D8 | GND      |     |    |         |




|            |    |        |         |     |                       |
|------------|----|--------|---------|-----|-----------------------|
| FX2 PA2    | B1 | IOB1_1 | IOB1_17 | K3  | FX2 PB6               |
| FX2 PA7    | C2 | IOB1_2 | IOB1_18 | K4  | FX2 PB1               |
| FX2 FLAGA  | D1 | IOB1_3 | IOB1_19 | K5  | FX2 PB3               |
| FX2 PA3    | D2 | IOB1_4 | IOB1_20 | K6  | FX2 SCL               |
| FX2 PA4    | D3 | IOB1_5 | IOB1_21 | K7  | FX2 PD6               |
| EXTRA_SIG0 | E2 | IOB1_6 | IOB1_22 | K9  | FX2 PD4               |
| FX2 PB4    | F1 | IOB1_7 | IOB1_23 | L1  | FX2 SLWRn             |
|            |    | IOB1_8 | IOB1_24 | L10 | C JTAG TCK            |
|            |    |        |         | L11 | JTAG FPGA TDO RETIMER |
|            |    |        |         | L2  | FX2 SLRDn             |
|            |    |        |         | L3  | FX2 PD7               |
|            |    |        |         | L4  | FX2 PD5               |
|            |    |        |         | L5  | FX2 PA5               |
|            |    |        |         | L6  | C JTAG TDO            |
|            |    |        |         | L7  | C JTAG TMS            |
|            |    |        |         | L9  | C JTAG TDI            |

|                 |     |        |         |     |            |
|-----------------|-----|--------|---------|-----|------------|
| JTAG TX         | A1  | IOB2_1 | IOB2_17 | B5  | USB_DATA0  |
| SC RX           | A10 | IOB2_2 | IOB2_18 | B6  | USB_DATA1  |
| SC TX           | A11 | IOB2_3 | IOB2_19 | B7  | USB_DATA2  |
| JTAG RX         | A2  | IOB2_4 | IOB2_20 | B8  | USB_DATA3  |
| FACTORY_REQUEST | A3  | IOB2_5 | IOB2_21 | B9  | USB_DATA4  |
| USB_CFG5        | A4  | IOB2_6 | IOB2_22 | C10 | USB_DATA5  |
| USB_RESETn      | A5  | IOB2_7 | IOB2_23 | C11 | USB_DATA6  |
| USB_OEn         | A6  | IOB2_8 | IOB2_24 | C6  | USB_DATA7  |
|                 |     |        |         | D10 | USB_CFG8   |
|                 |     |        |         | D11 | USB_ADDR0  |
|                 |     |        |         | D9  | USB_ADDR1  |
|                 |     |        |         | E10 | USB_FULL   |
|                 |     |        |         | E11 | USB_EMPTY  |
|                 |     |        |         | F11 | USB_SCL    |
|                 |     |        |         | F9  | USB_CFG11  |
|                 |     |        |         | G10 | USB_SDA    |
|                 |     |        |         | H10 | USB_CFG10  |
|                 |     |        |         | H11 | USB_CFG0   |
|                 |     |        |         | H9  | EXTRA_SIG2 |
|                 |     |        |         | J10 | USB_CFG1   |
|                 |     |        |         | J11 | USB_CFG2   |
|                 |     |        |         | K11 | USB_CFG9   |






# Power 2 - 0.90V




|  |                       |              |          |
|--|-----------------------|--------------|----------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                       |              |          |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                       |              |          |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                       |              |          |
| Size   | Document Number       | Rev          |          |
| B  | 150-0320202-C1        | (6XX-44143R) | C1.3     |
| Date:  | Tuesday, May 01, 2012 | Sheet        | 27 of 34 |

# Power 3 - 5.0V, 1.5V, 1.8V and 3.3V




# Power 3 - 1.0V (GXB), 1.5V (VCCD\_FPLL, VCCH\_GXB, VCCPT)




|  |  |             |
|--|--|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |  |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |  |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |  |             |
| Size<br>B  | Document Number<br>150-0320202-C1 (6XX-44143R) | Rev<br>C1.3 |
| Date:<br>Tuesday, May 01, 2012                                 | Sheet<br>29                                    | of<br>34    |



# Power 4 - Linear Regulators



# Power 6 - Power & Temperature Monitor




# Power 7 - Stratix V GX Power



|  |                                   |              |             |
|--|-----------------------------------|--------------|-------------|
| Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 |                                   |              |             |
| Title <b>Stratix V GX FPGA Development Kit Board</b>           |                                   |              |             |
| Copyright (c) 2011, Altera Corporation. All Rights Reserved.   |                                   |              |             |
| Size<br>B  | Document Number<br>150-0320202-C1 | (6XX-44143R) | Rev<br>C1.3 |
| Date:<br>Tuesday, May 01, 2012                                 | Sheet<br>32                       | of<br>34     |             |
















# Power 8 - Stratix V GX Ground



# Decoupling

Place 6 vias minimum on each X2Y cap.



|        |        |           |         |      |
|--------|--------|-----------|---------|------|
| SCREW1 | SCREW3 | STANDOFF1 | SPACER1 | PCB1 |
| SCREW2 | SCREW4 | STANDOFF2 | SPACER2 |      |
|        | SCREW5 | STANDOFF3 |         |      |
|        | SCREW6 | STANDOFF4 |         |      |
|        |        |           |         |      |
|        |        |           |         |      |

