

Use	Connections	Name	Description	Export	Clock	Base	
<input checked="" type="checkbox"/>		timing_adapter	Avalon-ST Timing Adapter				
		clk	Clock Input	<i>Double-click to export</i>	xcvr_low_latency_phy_0_tx_clkout0		
		reset	Reset Input	<i>Double-click to export</i>	[clk]		
		in	Avalon Streaming Sink	<i>Double-click to export</i>	[clk]		
		out	Avalon Streaming Source	<i>Double-click to export</i>	[clk]		
<input checked="" type="checkbox"/>		clk_100	Clock Source				
		clk_in	Clock Input		clk_50		
		clk_in_reset	Reset Input		clk_50_reset		
		clk	Clock Output	<i>Double-click to export</i>		clk_100	
		clk_reset	Reset Output	<i>Double-click to export</i>			
<input checked="" type="checkbox"/>	ref_clk	Clock Source					
	clk_in	Clock Input		refclk_in			
	clk_in_reset	Reset Input		refclk_reset			
	clk	Clock Output	<i>Double-click to export</i>		ref_clk		
	clk_reset	Reset Output	<i>Double-click to export</i>	refclk_reset_o			
<input checked="" type="checkbox"/>	master_0	JTAG to Avalon Master Bridge					
	clk	Clock Input			clk_100		
	clk_reset	Reset Input					
	master	Avalon Memory Mapped Master	<i>Double-click to export</i>		[clk]		
	master_reset	Reset Output	<i>Double-click to export</i>				
<input checked="" type="checkbox"/>	xcvr_low_latency_phy_0	Low Latency PHY					
	phy_mgmt_clk	Clock Input	<i>Double-click to export</i>		clk_100		
	phy_mgmt_clk_reset	Reset Input	<i>Double-click to export</i>		[phy_mgmt_clk]		
	phy_mgmt	Avalon Memory Mapped Slave	<i>Double-click to export</i>		[phy_mgmt_clk]	#f 0x0000_0000	
	tx_ready	Conduit	<i>Double-click to export</i>	xcvr_low_latency_phy_0_tx_ready			
	rx_ready	Conduit	<i>Double-click to export</i>	xcvr_low_latency_phy_0_rx_ready			
	pll_ref_clk	Clock Input	<i>Double-click to export</i>		ref_clk		
	pll_locked	Conduit	<i>Double-click to export</i>	xcvr_low_latency_phy_0_pll_locked			
	tx_serial_data	Conduit	<i>Double-click to export</i>	xcvr_low_latency_phy_0_tx_serial_data			
	rx_serial_data	Conduit	<i>Double-click to export</i>	xcvr_low_latency_phy_0_rx_serial_data			
	rx_is_lockedto_ref	Conduit	<i>Double-click to export</i>				
	rx_is_lockedto_data	Conduit	<i>Double-click to export</i>				
	tx_clkout0	Clock Output	<i>Double-click to export</i>		xcvr_low_latency_phy_0_tx_clkout0		
	rx_clkout0	Clock Output	<i>Double-click to export</i>		xcvr_low_latency_phy_0_rx_clkout0		
	tx_parallel_data0	Avalon Streaming Sink	<i>Double-click to export</i>		xcvr_low_latency_phy_0_tx_clkout0		
	rx_parallel_data0	Avalon Streaming Source	<i>Double-click to export</i>		xcvr_low_latency_phy_0_rx_clkout0		
	reconfig_from_xcvr	Conduit	<i>Double-click to export</i>				
	reconfig_to_xcvr	Conduit	<i>Double-click to export</i>				
<input checked="" type="checkbox"/>	alt_xcvr_reconfig_0	Transceiver Reconfiguration Co...					
	reconfig_busy	Conduit	<i>Double-click to export</i>	alt_xcvr_reconfig_0_reconfig_busy			
	mgmt_clk_clk	Clock Input	<i>Double-click to export</i>		clk_100		
	mgmt_rst_reset	Reset Input	<i>Double-click to export</i>		[mgmt_clk_clk]		
	reconfig_mgmt	Avalon Memory Mapped Slave	<i>Double-click to export</i>		[mgmt_clk_clk]	#f 0x0000_0800	
	reconfig_to_xcvr	Conduit	<i>Double-click to export</i>				
	reconfig_from_xcvr	Conduit	<i>Double-click to export</i>				
<input checked="" type="checkbox"/>	timing_adapter_1	Avalon-ST Timing Adapter					
	clk	Clock Input			xcvr_low_latency_phy_0_rx_clkout0		
	reset	Reset Input	<i>Double-click to export</i>		[clk]		
	in	Avalon Streaming Sink	<i>Double-click to export</i>		[clk]		
	out	Avalon Streaming Source	<i>Double-click to export</i>		[clk]		
<input checked="" type="checkbox"/>	data_pattern_generator_0	Avalon-ST Data Pattern Genera...					
	csr_clk	Clock Input	<i>Double-click to export</i>		clk_100		
	csr_clk_reset	Reset Input	<i>Double-click to export</i>		[csr_clk]		
	pattern_out_clk	Clock Input	<i>Double-click to export</i>		xcvr_low_latency_phy_0_tx_clkout0		
	csr_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>		[csr_clk]	#f 0x0000_0a00	
	pattern_out	Avalon Streaming Source	<i>Double-click to export</i>		[pattern_out_clk]		
<input checked="" type="checkbox"/>	data_pattern_checker_0	Avalon-ST Data Pattern Checker					
	csr_clk	Clock Input	<i>Double-click to export</i>		clk_100		
	csr_clk_reset	Reset Input	<i>Double-click to export</i>		[csr_clk]		
	pattern_in_clk	Clock Input	<i>Double-click to export</i>		xcvr_low_latency_phy_0_rx_clkout0		
	csr_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>		[csr_clk]	#f 0x0000_0a80	
	pattern_in	Avalon Streaming Sink	<i>Double-click to export</i>		[pattern_in_clk]		

Path