Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Source Synchronous Timing Projects.zip
This document goes into detail on how to constrain source-synchronous interfaces. It is a follow-on to the TimeQuest User Guide:
https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005R9MQAU&action=view
The document starts off with a standardized approach to constraining source-synchronous interfaces, called the Explicit Clock Method. This easy-to-understand method works whether the FPGA is the receiver or transmitter, and if the interfaces are center-aligned or edge-aligned.
Next is a section on the Implicit Clock Method, which I consider to be purely optional.
There is a section called Miscellaneous, which covers many of the details and points of confusion for source-synchronous DDR interfaces.
Finally are the examples. There are some generic examples(without projects) as well as analysis of four Texas Instrument devices interfacing to an FPGA.
I started a thread on this document in the alteraforum at:
http://www.alteraforum.com/forum/showthread.php?p=128042#post128042
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.