The Quartus II Fitter and Seed Sweeps

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
363 Discussions

The Quartus II Fitter and Seed Sweeps

The Quartus II Fitter and Seed Sweeps



This document describes the solution space when fitting FPGAs and how the Quartus II fitter works inside that solution space. It hopefully explains some of the reasons for variance from compile to compile. From there it describes what a seed is, and how to do seed sweeps using the Design Space Explorer.  

File:FittingAlgorithms and SeedSweeps.pdf

For the most part, this document is mean to be informational. I plan on adding a follow-up document that is instructional for doing high-level optimizations using Incremental Compilation, LogicLock and advanced design analysis.

A thread on the forum for discussion is here:

http://www.alteraforum.com/forum/showthread.php?p=132956#post132956


Version history
Last update:
‎06-26-2019 12:23 AM
Updated by:
Contributors

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.