Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

confusion regarding fft generation

Altera_Forum
Honored Contributor II
‎09-09-2011 04:24 PM
1,031 Views

sir, i am designing fft in vhdl.the input of fft will be output of hanning window. i take the windoqw width 9,so i create 8coefficients each 14 bits. now how many point fft i have to design? willl it be 8 point or 1024 opint? plz suggest.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.