quartus prime is not support gate-level timing

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

quartus prime is not support gate-level timing

1,034 Views

Hi,

"Gate-level timing simulation is supported only for the Arria II GX/GZ,Cyclone IV, MAXII, MAX V, and Stratix IV device families" in quartus prime handbook

Maybe quartus is only supported old device to timing simulation;

if i use new device,Are there other way to gate-levle timing simulation?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.