Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

ALTMEMPHY issue!

Altera_Forum
Honored Contributor II
‎01-10-2008 11:03 AM
950 Views

Hi, 

I have initialized my DDR2 SDRAM sucessfully. In calibration period, I have issued 9 nonconsecutive WRITE command, then issuing 9 consecutive READ command (of course, READ command is issued every 2 clock cycles because I choose full-rate mode). Read data stream seems okay at DDR2 SDRAM module. But then the ALTMEMPHY doesn't response. Can you give me your advice? 

Can you give me the pattern data issued by Sequencer module, so that I can check it (if I use DDR2 with data width = 16 bits).  

Thanks in advance.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.