Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16603 Discussions

Modelsim covergroups with PSL

Altera_Forum
Honored Contributor II
‎01-12-2017 02:14 PM
1,472 Views

I am wondering if it is possible to create Modelsim (DE 10.0a) covergroups with PSL(VHDL). 

 

I couldn't find any documentation, and I'm starting to have doubts about its feasibility. 

 

I know how to create cover points, but is there a keyword that I missed or a kind of structure type that would do the job? 

Or is SystemVerilog (and Questasim) mandatory for that? 

 

Thank you. 

 

Damien
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-12-2017 09:10 PM
707 Views

A covergroup is a SystemVerilog construct. PSL only has individual cover directives.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-16-2017 07:36 AM
707 Views

Thank you for your confirmation Dave.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.