Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

Can I use SignalTap to probe LVDS transmitter output?

Altera_Forum
Honored Contributor II
1,618 Views

If I am using CII or SII, can I use SignalTap to debug a LVDS serializer output if the number of channels is 12 or 16? 

 

I found this post on www.altera.com,  

 

http://www.altera.com/support/kdb/solutions/rd07042005_25.html 

 

How about for CII and SII devices? Is there bit width limitation? 

 

Many Thanks!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
893 Views

The only LVDS limitation mentioned in the SignalTap chapter of the Quartus handbook: 

 

 

 

--- Quote Start ---  

Untappable Signals 

 

Not all of the post-fitting signals in your design are available in the SignalTap II: post-fitting filter in the Node Finder dialog box. The following signal types cannot be tapped: 

■ ... 

■ LVDS—You cannot tap the data output from a serializer/deserializer (SERDES) block. 

--- Quote End ---  

0 Kudos
Altera_Forum
Honored Contributor II
893 Views

Thanks Brad! 

 

It is really bad news for me though. :( Wonder if there are other ways to probe a serializer output other than using an oscilloscope...
0 Kudos
Altera_Forum
Honored Contributor II
893 Views

try post-fit simulation and DSO

0 Kudos
Reply