- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there
I am developing an SOPC component and want to give it to my partners for testing. But as we are in an early development stage, I do not want to give them the VHDL code. Is far as I have researched, a post-synthesis netlist file would be perfect for this purpose. Is this the right approach for this problem - and if yes - can quartus generate such file and how do I get it? thanks in advance StonieLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I would give my partner the VHDL.
But if you're sure you want what you're asking for then try... quartus_map (project) quartus_cdb --vqm=(project).vqm (project) put the VHDL file somewhere safe, use the VQM source instead. It may well not work. The SOPC builder most likely knows things about the component like the bus port interface, parameters, etc. which will not hold on a synthesis cell netlist.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page