- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi all.
is there a way in which a verilog testbench file can be used to provide inputs for simluation in quartus II instead of using a vector waveform file? i am aware of the way to make a verilog testbench file from a vwf file and then using the testbench file in some other eda tool. but suppose i wish to use verilog testbench in quartus and donot have a waveform file to start with...i just have the .v testbench. thanks! -anuLink Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Use Modelsim Altera Edition. The Quartus simulator is not a testbench simulator but a waveform stiumulus simulator. (I believe you can use Tcl as a driver, which would allow you to have more "testbench-like" capabilities, but why try to describe the system behavior in the Tcl language...)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks Rysc!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Did I conceive a circuit under quartusII and do I want validated it by a file of data to elaborate by a program in C language, and to recover the exits as a file text, how to make?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page