Viterbi 7.2 - ber_clear is not connected in the generated testbench.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Viterbi 7.2 - ber_clear is not connected in the generated testbench.

1,235 Views

When I first tried to run the generated testbench (of my Viterbi decoder), I kept getting undefined numerr, despite the fact that my input signal has 3dB SNR. (I have attached my top HDL wrapper for my Viterbi decoder).

It took me a while to figure this out. However, it seems like the ber_clear signal isn't connected properly in the generated testbench. To fix it, I had to add the following two lines:

At line 137: ber_clear : out std_logic;

At line 268: ber_clear =>ber_clear,

I am not sure whether this applies to just some or all Viterbi case (when BER is selected), but thought it would be good to share with y'all anyways.

I have attached:

(1) The top level HDL wrapper for my Viterbi module.

(2) My modified testbench.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.