- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All,
As for the Gated Clock implementation -> what primitives to use? Could someone provide examples? Thank you!Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you want a reliable design, don't use gated clocks. FPGAs aren't designed to support them.
Solve it another way. Use your clock gating control signal to determine what the logic should do when it's active (clock disabled). Cheers, Alex- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, use clock enable control instead of gating the clock. Also, you can add in the clock control block (ALTCLKCTRL) and use its enable signal to disable a global clock.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Hi All, As for the Gated Clock implementation -> what primitives to use? Could someone provide examples? Thank you! --- Quote End --- Never ever gate clocks, clocks may not be multiplexed. Here yopu will find what you need: https://www.dropbox.com/s/8z2rgxvisni71y6/syncdesign2.pdf?dl=0
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page