Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

a problem about fir design using dspbuilder

Altera_Forum
Honored Contributor II
‎01-03-2008 01:03 AM
1,011 Views

Hi, 

 

I want to design a fir filter with dspbuilder,but the result is not correct,I'm very confused. 

The following are the parameter I want to reach: 

 

The source signal is sythesis of a sin signal which frequency is 200HZ and a sin signal which frequency is 5000HZ.I want to design a low filter.so that I want to see only the 200HZ signal after the sounce passed the filter.The sample frequency is 20000HZ. 

AP:1db AS:30db 

I use the kaiser window with beta=0.5  

 

I will show the whole design with my .mdl file,expect your response as soon as possible!  

 

Thanks for any help. I'm a freshman in filter design.
fir_test.mdl
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-05-2008 12:10 AM
303 Views

The problem has been solved by myself,thank you all the same!

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-29-2009 06:45 AM
303 Views

how did u do it can you tell me please

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.