Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Why the gxb tx_pll loses lock --Stratix IIGX

Altera_Forum
Honored Contributor II
‎01-11-2008 05:39 AM
1,012 Views

:confused:  

Hey all: 

I 'm using the Stratix IIGX(EP2s30) to realize the high speed serial communication,I met a problem that the GXB tx pll loses lock when simulating with vwf file。The output of epll is fed to the GXB tx pll_inclk, and the tx_pll_cascade is on. 

I try to use the refclk pin to fed the pll_inclk, but the tx pll doesn't work due to the noise(Peak to peak 400mv).
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.