Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

error compilation

Altera_Forum
Honored Contributor II
1,134 Views

hello 

 

I use the Quartus II V 7.2, I have a Statix II, and when i would compile my design, i receive the message: 

 

Error (10003): Can't open encrypted VHDL or Verilog HDL file "C:/CAO/cpu.vhd" -- current license file does not contain a valid license for encrypted file 

 

Error: Node instance "the_cpu" instantiates undefined entity "cpu" 

Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings 

Info: Allocated 169 megabytes of memory during processing 

Error: Processing ended: Tue Apr 01 10:18:08 2008 

Error: Elapsed time: 00:00:07 

Error: Quartus II Full Compilation was unsuccessful. 2 errors, 10 warnings. 

 

please help me if its possible 

 

thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
334 Views

Make sure your license is active and encrypted NIOS II license is included, look at license setup in Quartus II 7.2.  

 

Regards, 

Ketan
0 Kudos
Altera_Forum
Honored Contributor II
334 Views

hi Ketan, 

 

thank you for your reply, 

 

I arrived to resolve this problem, it was because of the licence which was not good, I changed it, that works. 

 

thanks
0 Kudos
Reply