Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20735 Discussions

PLL compensation mode

Altera_Forum
Honored Contributor II
1,085 Views

I understand that the PLL compensation mode is only for the purpose of aligning the input and output edges. Then it means that if the input clock is not used directly, then it is better to specify "no compensation", correct?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
279 Views

I don't know if it is better, but if the clock doesn't have to relate to something else, I think it doesn't matter.  

 

Stefaan
0 Kudos
Altera_Forum
Honored Contributor II
279 Views

I read somewhere that "no compensation" mode is the best to minimize the output jitter, because the Quartus II optimize the parameter inside the PLL without taking care about the output phase.

0 Kudos
Reply