Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20702 Discussions

3.0 VCIO and LVDS on the cyclone 3

Altera_Forum
Honored Contributor II
‎04-16-2008 07:53 AM
1,148 Views

I can not find in cyclone 3 manual if is it possible to connect bank VCIO to 3.0 if in this bank are used LVDS links. Principle LVDS standard does not dependent on the voltage supply. 

 

Does anybody have try to use lvds links on the bank with 3.0 voltage supply? 

 

Thanx, Amir Hasanovic
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-16-2008 07:30 PM
220 Views

In Cyclone III handbook (Vol. 2, Table 1-17), VCCIO for LVDS I/O, both row and column banks, is clearly specified as 2.5V only. It could be, tha operation with reduced performance is possible, e. g. a common mode voltage divergent from specification, but I didn't try. Also, if you get succesful operation with typical device data, you can't guarantee correct operation for all operation conditions.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.