How to access second on-chip memory in Qsys

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How to access second on-chip memory in Qsys

1,005 Views

Hello everyone:

I am working on a system to use PCIE interface to read data from on-chip memory of Cyclone V GT board to PC. My design needs 2 on-chip memories. But now I can only access the first one from PC. I'm not sure whether my design have a problem or my wire connection has a problem.

The attachment is my design and wire connection.

Thanks in advance.

https://alteraforum.com/forum/attachment.php?attachmentid=13854&stc=1

https://alteraforum.com/forum/attachment.php?attachmentid=13855&stc=1

https://alteraforum.com/forum/attachment.php?attachmentid=13856&stc=1

https://alteraforum.com/forum/attachment.php?attachmentid=13857&stc=1

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.