altera GPIOip could be inferred on VHDL on Verilog instead of generated from ip ?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

altera GPIOip could be inferred on VHDL on Verilog instead of generated from ip ?

1,184 Views

Hi to all, in the user guide I did't find any possibility to infer the altera_gpio ip in the rtl code (both VHDL or Verilog), it is possible? or the ip should be generate every time for specifical use (for example DDR GPIO, LVDS GPIO, bidir GPIO and so on... )

Thanks

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.