CVP on Stratix V

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

CVP on Stratix V

1,088 Views

I want to use the Configure Via Protocol (CVP) in a system I'm designing. Using the reference design and driver provided by Altera (https://www.altera.com/support/support-resources/support-centers/devices/cfg-index/cfg-via-protocol.html) I've been able to set up my system. Now I would like to configure and use my FPGA with new custom bitstreams at runtime.

my problem is the following: What interface should my custom bitstreams implement to allow to read results from my FPGA and to write to it? How can communicate from a CPU with my new designs? The reconfiguration of the FPGA is no longer a problem for me but I'm still not sure about how to communicate with new design when I update the application running on the FPGA.

Can anyone help? Thanks:(

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.