Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

define clock

Altera_Forum
Honored Contributor II
1,252 Views

hello, 

 

I want to use a signal for the clock input of a pll. 

This signal comes from the CDR of the embedded transceiver in the FPGA. 

 

The error messages say that I can only drive the pll-input with a global clock or a IO-Pin. 

 

Can I make any assignments to define this signal as a clock? 

 

Thanks very much.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
281 Views

If you do not send the signal to a general PLL input, but rather JUST to a global clock line in the FPGA, you should be able to do that in the assignment editor.

0 Kudos
Reply