Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Altera Jtag and Active Serial Programming Protocol

Altera_Forum
Honored Contributor II
‎07-21-2008 12:52 AM
1,678 Views

Hi all, i an new to this forum and hope you all can give me a hand on the problem i face. 

 

Currently i m working on a project to implement an independent stand-alone Altera programmer by using Altera FPGA chip to program on the other FPGA chip. 

 

In Quartus II programmer, there are 2 type of programming mode which is ASP mode and Jtag mode. Is there any reference document or firmware source code regarding on how the programmer write to or read from FPGA? 

 

I will appreciate every information provided to me. Thank you. 

 

-LavenderPuppy-
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-21-2008 12:24 PM
633 Views

hi lavenderPuppy 

 

You can begin in looking at the handbook of the device you're using. There is a chapter named "Configuration 'YourDevice' device" ('YourDevice' could be cycloneII, stratixIII, etc...) where all configuration schemes are explained in details. 

 

Regards,
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-21-2008 02:12 PM
633 Views

Thx for the advice, i will take a look on the handbook. =) 

 

-LavenderPuppy-
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.