Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

Programmable Master NEEK DDR Analysis Example

Altera_Forum
Honored Contributor II
979 Views

Please see this link on the Nios Wiki for information about this example. 

 

Nios Wiki Link programmable master neek ddr analysis example (http://nioswiki.jot.com/wikihome/pmneekddranalysisexample

 

 

Programmable Master NEEK DDR Analysis Example 

 

Overview 

 

  • This example illustrates how quickly and easily the Programmable Master component along with the System Console environment can be assembled into a test platform for memory interface analysis and testing. 

  • The test platform for this example is the NEEK development board. 

  • The DDR SDRAM on the NEEK board is the example memory interface described in the example. 

  • The test system, as well as all of the test scripts for System Console, is published with this example. 

0 Kudos
0 Replies
Reply