Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20644 Discussions

PIN Connections to SSRAM

Altera_Forum
Honored Contributor II
1,447 Views

Hi, 

 

I am using Nios II Embedded evaluation Kit (Cyclone III) (EP3C25F324C6)..  

 

My Intension is to read and write data to /from the SSRAM on the board ... in byte manner  

 

Now I have to use SRAM_D0-SRAM_D1 pins to configure the device (SSRAM) to read the data from the SSRAM...  

So ,I changed in the device settings (User IO).. to use those pins as user IO . But even then I am unable to get the last byte value correctly.. 

 

So, Please suggest me how to use those pins correctly ... 

 

Please help me out of this issue .. 

 

Waiting for a reply .. 

 

 

Thanks, 

Srinath.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
331 Views

Did you understand the cotrol timing requirements of SSRAM from the datasheet?

0 Kudos
Altera_Forum
Honored Contributor II
331 Views

Hi, 

 

I understood the tiings from the datasheet, but while reading I am unable to read the eaxct data which I have given. 

 

As mentioned earlier I am getting the error valus for the fianl byte/ 

 

Is there any solution for this issue. 

 

Thanks, 

Srinath.
0 Kudos
Altera_Forum
Honored Contributor II
331 Views

Check whether Byte enables are playing any role in your code. Also, when you say last byte, Do u mean last byte of data that is written to SRAM? What Size{in Bytes} of data have you tried writing to SRAM?  

I really wonder whether last byte is written properly or not!!:mad: 

 

To confirm.Try this out: 

 

Write data in multiple bursts linearly and read linearly to observe whether the last byte of every burst is missed out/ not!
0 Kudos
Reply