Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Error Accessing the onboard SSRAM.

Altera_Forum
Honored Contributor II
‎09-23-2008 07:59 AM
1,194 Views

Hi, 

 

how to overcome the warning while accessing the SSRAM.. 

 

This is the warning we are getting when we synthesize the code . 

 

Warinig : Following 2 pins must use external clamping diodes  

 

info: pin dq[0] uses IO standard 2.5 v at H3. 

info: pin dq[1] uses IO standard 2.5 v at D1. 

 

I am getting the constant high (1) output for these pin outputs, when I am simulating the code. Even I observed the outputs in Signal Tap II analyser . 

 

But I already changed the device settings to choose these pins as user IO even then the same probelm continues..  

 

Please suggest me waht I need to do to overcome the error .. 

 

Hoping an early reply.. 

 

 

Thanks 

Srinath.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-26-2008 11:40 AM
267 Views

Have you tried enabling clamp diode option on these two pins in your IO settings option of Assignment editor.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.