Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1175 Discussions

using DE2 onboard IS42S16400 SDRAM

Altera_Forum
Honored Contributor II
‎10-14-2008 07:59 AM
1,138 Views

Hi, 

 

I am trying to integrate SDRAM controller into my project. I am using Modelsim for simulations and Precision for synthesis. I could not write the whole controller code, so thought to integrate sdram_0.v into my design. But I am facing issues. My test component is continuously asserting rd with address on sdram controller, but I am just reading the 0th location, which I suppose is just available at the SDRAM output. Is there any other proper sequence to do so? I suppose PLL is not needed in my design as I am just intending to read 1 location at a time and am using 50MHz clock. 

Looking forward for a quick reply! 

 

Regards.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.