node connection in block design file - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

node connection in block design file

1,065 Views

dear friends

i have created block design file in this block design file when i connect bus to several nodes using aliases it gives,error is given below

error: node "l0" is missing source

error: node "l1" is missing source

error: node "l2" is missing source

error: node "l4" is missing source

error: node "l5" is missing source

error: node "l6" is missing source

error: node "l7" is missing source

error: node "l8" is missing source

error: node "l9" is missing source

error: node "l10" is missing source

error: node "l11" is missing source

error: node "l12" is missing source

error: node "l13" is missing source

error: node "l14" is missing source

error: node "l15" is missing source

error: node "l3" is missing source

error: quartus ii analysis & synthesis was unsuccessful. 16 errors, 23 warnings

error: peak virtual memory: 172 megabytes

error: processing ended: thu oct 16 10:05:01 2008

error: elapsed time: 00:00:05

error: total cpu time (on all processors): 00:00:04

error: quartus ii full compilation was unsuccessful. 18 errors, 23 warnings

i am trying to connect these nodes to bus (led_bus) with alias l[21..0]

hareesha

Link Copied

3 Replies

311 Views

--- Quote Start ---

dear friends

i have created block design file in this block design file when i connect bus to several nodes using aliases it gives,error is given below

error: node "l0" is missing source

error: node "l1" is missing source

error: node "l2" is missing source

error: node "l4" is missing source

error: node "l5" is missing source

error: node "l6" is missing source

error: node "l7" is missing source

error: node "l8" is missing source

error: node "l9" is missing source

error: node "l10" is missing source

error: node "l11" is missing source

error: node "l12" is missing source

error: node "l13" is missing source

error: node "l14" is missing source

error: node "l15" is missing source

error: node "l3" is missing source

error: quartus ii analysis & synthesis was unsuccessful. 16 errors, 23 warnings

error: peak virtual memory: 172 megabytes

error: processing ended: thu oct 16 10:05:01 2008

error: elapsed time: 00:00:05

error: total cpu time (on all processors): 00:00:04

error: quartus ii full compilation was unsuccessful. 18 errors, 23 warnings

i am trying to connect these nodes to bus (led_bus) with alias l[21..0]

hareesha

--- Quote End ---

Hi Hareesha,

without seeing the schematic it is difficult to say what's going wrong. I assume that you

split the bus I[21..0] into single nets and you forgot to use the brackets in the netname.

E.g I[21..0] single netnames I[21]. I[20] ....

Copy link

311 Views

I agree with pletz, just have a look at:

http://www.alteraforum.com/forum/showthread.php?p=13864#post13864

Copy link

311 Views

Ya it worked,thanks for help.

regards

hareesha

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.