Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Maximum Nios Frequency

Altera_Forum
Honored Contributor II
2,039 Views

Hi, 

what is a maximum frequency applicable to different class of Nios II processor, considering that the other logics on FPGA does not contains critical path ?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
797 Views

It depends on which part and speed grade you are using. For a rough estimate, check out this document from Altera: 

 

nios ii performance benchmarks (http://www.altera.com/literature/ds/ds_nios2_perf.pdf)
0 Kudos
Altera_Forum
Honored Contributor II
797 Views

It depends on your requirement.

0 Kudos
Altera_Forum
Honored Contributor II
797 Views

The fMAX you will get will also depend on the number of peripherals and the structure of the Avalon bus, because the Avalon bus arbitration can become a bottleneck if you are not careful. You can speed things up by putting non-performance critical peripherals behind a bridge. I think there is discussion of this at the end of the Nios II Handbook.

0 Kudos
Altera_Forum
Honored Contributor II
797 Views

I think around 100MHz in a Cyclone III.  

 

But it indeed depends a lot on your system. Faster is possible... 

 

Also consider that not only the clock speed determines the system speed. If you have your off-chip memory (for example DDR) at a differetn clock speed, you can end up with a bottleneck to the memory due to clock domain crossing issues. 

 

Benchmarks are always generated using the fastest possible speed grade of components, with only use of on-chip RAM (possible only connected to a tightly coupled interface), and sometimes with some compiler tricks to get some higher numbers in the reports.  

 

 

Stefaan
0 Kudos
Reply