Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Clock Uncertainity

Altera_Forum
Honored Contributor II
970 Views

Hello All, 

 

Consider a FF1-Comb-FF2 circuit, both flops clocked by same clock clk1. 

If clock frequency of clk1 is 16 ns, Comb delay is 0 ns, FF set up time is 0.2 ns and Clock uncertainity is 0.5 ns,  

 

1. What will be max operating freq of this system. ? 

2. Will clock unceratainity be used in max freq calculation ? 

 

Plz share your thoughts, 

 

regards, 

freak
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
249 Views

Hi, 

 

The classic timing analyser uses this equation for Fmax: 

 

fmax = 1/(register to register delay - clock delay + micro tsu + micro tco

 

As to clock uncertainty, I believe I should add it to Tco
0 Kudos
Reply