Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20687 Discussions

Error in simulation for floating point divider (in modelSim)

Altera_Forum
Honored Contributor II
‎06-27-2017 11:49 AM
1,100 Views

Hi, 

I'm trying to use the floating point divider MegaFunction ("ALTFP_DIV"), in a Single precision (32 bits) format. I'm working on Quartus 12 version on Cyclone IV E device. The code pass full compilation. When I'm trying to simulate the code on ModelSim (again, pass compilation on that platform), after selection the Testbanch , Resolution and hit "O.K" I got an error (vsim-3733) that says that there is "No default binding for component at 'altsyncram3' (Generic 'width_eccstatus' is not on the entity)".The same error message for "ecc_pipeline_stage_enabled" . Of course that the simulation will not run with those errors… 

Way is that? What shuld I do in order to eliminate those errors?  

Thanks, 

Idan
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-27-2017 11:57 AM
340 Views

That sounds like you're using an older version of the altera simulation libararies. Ensure you are using the correct version of modelsim supplied with the version of Quartus you are using.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.