Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

EPCS Virtual Memory

Altera_Forum
Honored Contributor II
1,376 Views

Hello All, 

 

I created an Avalon peripheral which enables Nios II to run code directly from the EPCS serial flash. Also user data can be stored in the serial flash.  

You can download it from my website at http://www.fpga.nl/ipcores.html (http://www.fpga.nl/ipcores.html

 

Best Regards, 

 

Marco
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
656 Views

Hello Marco 

 

This might come in handy for me. I do have two questions however: 

 

The documentation that comes with the component shows a screenshot of version 1.1, while the core is actually v1.3. In addition to that, in the documentation you say that future versions will add a clock divider, but it seems that this version already contains a clock divider. I guess this means that the documentation is not in line with the actual core. Do you have a more updated version of the user guide, or can you write down the list of changes between the last version and the current one ? 

 

Also, this core looks for a Cyclone device. I assume it should work on a CycloneII as well. Is there something there I'm missing, or should it be safe to add the CycloneII to the list of allowable device families ? 

 

Thanks 

 

Nir
0 Kudos
Reply