Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Nios II Evaluation EP1C12 PHY Address

Altera_Forum
Honored Contributor II
1,100 Views

Does anyone know the PHY address (0 - 31) for the Nios II Evaluation board? I can't find a schematic from Altera for the evaluation board and there is not much documentation out for the board.  

 

Thanks, 

 

Jon
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
320 Views

Hi Jon, 

 

I believe there was one schematic file omitted with the first Nios II release with the 1C12 eval board... in Nios II 5.0 this doc was added back in. In my installation I see it as "nios2_evaluation"1c12_board_schematic.pdf". On page 6 of this document is what appears to be the ethernet PHY. All phyad pins (phyad[4..0]) are tied to ground on this schematic. 

 

Hope this helps!
0 Kudos
Altera_Forum
Honored Contributor II
320 Views

Jesse, 

 

Thanks! exactly what i was looking for. I should remember to search my maching first next time...
0 Kudos
Reply