Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

how does the cyclone dev board boot from flash?

Altera_Forum
Honored Contributor II
1,254 Views

I'm look at board level implementation of a Cyclone design right now and want to load my .sof and program from a CFI flash. According to the handbook it looks like i need a micro of sorts (the max7000 i guess on the dev board) to actually boot from flash. Is that correct?  

 

Thanks, 

-Jon
0 Kudos
8 Replies
Altera_Forum
Honored Contributor II
399 Views

Yes, you are right. 

Please refe to <nios2>/documents/AN346.pdf.
0 Kudos
Altera_Forum
Honored Contributor II
399 Views

thank you for the quick reply mountain8848! 

 

-Jon
0 Kudos
Altera_Forum
Honored Contributor II
399 Views

This is the case wid CFI Flash. However what about if I want to execute my code directly from AMD Flash (the one used on NIOS dev board). Do I need any controller for that.

0 Kudos
Altera_Forum
Honored Contributor II
399 Views

Not neccessry if you only execute my code directly from AMD Flash .

0 Kudos
Altera_Forum
Honored Contributor II
399 Views

But for even booting from the flash, I may not need the MAX controller. As I read, the docs say the MAX controller only loads the factory settings in the flash lest it should not get corrupted.

0 Kudos
Altera_Forum
Honored Contributor II
399 Views

The MAX controller is used to clock FPGA configuration data into the cyclone device from CFI (AMD) flash on the board; Cyclone cannot configure itself from CFI flash alone. 

 

The EPCS (serial) flash devices can be used with the FPGA, and in that case, no MAX chip is necessary, as the Cyclone device has dedicated configuration logic to configure itself from EPCS chips. 

 

Note that FPGA configuration is separate from Nios II software -- I am refering to the operation that loads the design into the FPGA at power-up.
0 Kudos
Altera_Forum
Honored Contributor II
399 Views

<div class='quotetop'>QUOTE </div> 

--- Quote Start ---  

The MAX controller is used to clock FPGA configuration data into the cyclone device from CFI (AMD) flash on the board; Cyclone cannot configure itself from CFI flash alone.[/b] 

--- Quote End ---  

 

 

Thanx Jesse. So, should I conclude following from ur observations? 

 

(1) MAX controller not required if EPCS device is used for configuring the FPGA. If EPCS is not used MAX controller is required to load FPGA with the configuration data. This data is stored in Flash Memory in this case.  

 

(2) In either of the cases, NIOS II software doesn&#39;t require MAX controller per se for either booting or executing from flash.
0 Kudos
Altera_Forum
Honored Contributor II
399 Views

if some how or other i erase the MAX controller... is there anyway i can hav the HDL to program it again?,,, 

 

is the HDL proprietary? can i request from altera for the code on the max controller? 

 

i am having nios apex board.... 

 

 

thank you... 

 

regards, 

aretla
0 Kudos
Reply