Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

mk_target_board

Altera_Forum
Honored Contributor II
949 Views

Hi, 

 

I have created a custom board with mk_target_board command as stated under: 

"Porting the Nios II Flash Programmer to Custom Boards" of the Nios II Flash Programmer User Guide - document version 1.1 

 

CFI-Flash: AM29DL640D 

Target Board: Altera PCI Development Board, Stratix (EP1S25) 

 

I have specified:  

 

address size: 22 bits 

data size: 16 bits 

 

 

but the block diagram shows address size of 23 bits (address[22..0]). 

 

 

How can I correct this? 

 

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
268 Views

Hi, 

 

If your 29DL640D flash is 16-bit data bus, just use CFI ADDR[1..22] to map to your flash device A[0..21]. Leave CFI ADDR[0] unused. 

 

LiangYi
0 Kudos
Altera_Forum
Honored Contributor II
268 Views

 

--- Quote Start ---  

originally posted by liangyi@Oct 1 2005, 02:17 AM 

hi, 

 

if your 29dl640d flash is 16-bit data bus, just use cfi addr[1..22] to map to your flash device a[0..21]. leave cfi addr[0] unused. 

 

liangyi 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=10083) 

--- quote end ---  

 

--- Quote End ---  

 

 

Thanks for your reply 

 

you mean leave cfi_addr[0] from the sopc generated block diagram unconnected? 

 

By the way, do you happen to know what is the setup, wait and hold time for this flash device? 

 

I have setup: 35 

wait: 130 

hold: 35 

 

 

 

Thanks again
0 Kudos
Altera_Forum
Honored Contributor II
268 Views

Hi, 

 

> You mean leave cfi_addr[0] from the sopc generated block diagram unconnected? 

 

Yes. 

 

> By the way, do you happen to know what is the setup, wait and hold time for this flash device? 

 

I think the default values are jusk OK. You can try. 

 

Regards, 

LiangYi
0 Kudos
Reply