Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12605 Discussions

[CPLD_config]cannot config CycloneII

Altera_Forum
Honored Contributor II
1,125 Views

We config the cyclone (EP1C6) successfully using CPLD(EMP3128). (CPLD read from Flash and config FPGA by PS mode, in 3.125MHz like Altera NiosII Kit) 

So we just modify a little to config cyclone II(EP2C5), but after CONFIG_DONE=1, the FPGA cannot get into USER_MODE successfully. But the Handbook said it can workup by itself. 

 

What's wrong? which things I should take care?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
418 Views

At last , I make it work by DCLK pulled low("0") after CONFIG_DONE='1' while it was high ("1") at first.

0 Kudos
Reply