Tightly Coupled I/F to FIFO

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Tightly Coupled I/F to FIFO

870 Views

Starting a new design and considering my options.

If I need to empty an onchip fifo very quickly should I use a tightly coupled data port? Will it even work?

An external non-avalon peripheral will be stuffing the fifo and then interupting the NiosII when full.

Thanks,

Ken

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.