- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have some problems using NIOS II SPI pheriperal on a CYCLONE FPGA.
It seems that the SCLK signal is driven only for the size of word I've configured in the SOPC builder, while it should be driven for the time the chip select (SS_n) signal is asserted. Did anyone experience my same problem ? How can I workaround it ? Best Regards /Alessandro StrazzeroLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- that's the normal way spi works
- there is one clock cycle on SCLK for every data bit shifted out - SCLK is independent of SS_n see e.g. http://www.maxim-ic.com/appnotes.cfm?appnote_number=802 (http://www.maxim-ic.com/appnotes.cfm?appnote_number=802)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page