Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Old SDRAM burst problem

Altera_Forum
Honored Contributor II
1,136 Views

Hi all.  

I want to make very fast data transfer from one SDRAM to another SDRAM  

 

I make project with 2 sdram controllers and SW code Stack and DATA is in separate third SDRAM.  

 

Need to make tranfer from x32 sdram to x16 sdram  

But in burst mode with undefinded length  

 

I use DMA and in timing diagramm i can see that transfer flow like  

2 words - delay- 4 words - delay ..... and so on  

 

I think that to solve this problem need big read buffer in DMA where DMA will read with burst mode of Source SDRAM and write from it in Burst Mode to destination SDRAM  

 

I was trying to use Burst length option and in this case after i run DMA transaction - DMA go to Busy state for all time. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif  

And in documentation i did&#39;t find anything al all about burst length option of DMA controller.  

 

So how to solve this ?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
228 Views

The existing SDRAM controller is not built for performance. Trying to squeeze performance out of it will be difficult. My advice would be to design your own or go purchase another SDRAM controller IP. 

 

Cheers, 

 

- slacker
0 Kudos
Reply