DW02_mult_2_stage VS lpm_mult

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

DW02_mult_2_stage VS lpm_mult

1,034 Views

Hi ,

I need to compare dw02_mult_2_stage and lpm_mult whose latency is 1 (minimum latency).

I learn that it takes 3 cycles for the multiplication (I guess : 1 for data receiving , 1 for latency which was specified above , 1 for result assignment )

I'm not pretty sure of dw02_mult_2_stage . Anybody knows how many cycles it would take for the multiplication ?

Thank you,

Quan

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.