- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
while using new component wizard:
Error: command "quartus_map --generate_hdl_interface=D:/altera/quartus60/work/NL6448BC20_controller_prototype/ce_temp_directory/read1_master.v ce_temp_directory/ce_temp_quartus_project" returned 3 Error (10670): Verilog HDL or VHDL error: cannot create XML design interface for design file D:/altera/quartus60/work/NL6448BC20_controller_prototype/ce_temp_directory/read1_master.v. File: D:/altera/quartus60/work/NL6448BC20_controller_prototype/ce_temp_directory/read1_master.v Line: 1 Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings Error: Processing ended: Wed Mar 14 10:54:26 2007 Error: Elapsed time: 00:00:01 Error: D:/altera/quartus60/work/NL6448BC20_controller_prototype/ce_temp_directory/read1_master.v.xml does not exist I do not know why.Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- originally posted by guoyu@Mar 13 2007, 09:21 PM while using new component wizard:
error: command "quartus_map --generate_hdl_interface=d:/altera/quartus60/work/nl6448bc20_controller_prototype/ce_temp_directory/read1_master.v ce_temp_directory/ce_temp_quartus_project" returned 3
error (10670): verilog hdl or vhdl error: cannot create xml design interface for design file d:/altera/quartus60/work/nl6448bc20_controller_prototype/ce_temp_directory/read1_master.v. file: d:/altera/quartus60/work/nl6448bc20_controller_prototype/ce_temp_directory/read1_master.v line: 1
error: quartus ii analysis & synthesis was unsuccessful. 1 error, 0 warnings
error: processing ended: wed mar 14 10:54:26 2007
error: elapsed time: 00:00:01
error: d:/altera/quartus60/work/nl6448bc20_controller_prototype/ce_temp_directory/read1_master.v.xml does not exist
i do not know why.
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=22266)
--- quote end ---
--- Quote End --- Do you use parameters in your HDL by any chance? If so can you copy and paste them into this post. I've seen this message before when you have a parameter based on another parameter.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Make sure all your parameters have default values.
Avishay- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The problem with parameters inside your verilog source during sopc component generation is not new (but mostly fixed)
if you add a source.v as a hdl file inside the sopc component editor then in priviously versions you couldn't have a struct like mymodule ( .... ); parameter EnableLCD = 1; quartus itself can deal with such parameters, but during sopc component editor this was not possible. i had to remove such parameters, do the sopc job and then re-add the parameter. Quartus 6.1 and Quartus 7.0 can handle such parameters.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page