Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

how to solve this problem?

Altera_Forum
Honored Contributor II
897 Views

I’m not good at English, and I try to translate the above into English. 

I designed the dynamic image edge detection on the DE1 board, CCD camera (D5M) is connected to the SDRAM through GPIO, which is make sure that the data from the camera can write into the SDRAM in time. I can’t add the SDRAM Controller in the SOPC Builder, because there is only one chip of SDRAM on the DE1 board, and the SRAM is already used as the VGA’s output buffer. So I have to add the On-chip memory in the SOPC Builder. I also designed two coprocessors by DSP Builder, but one of the coprocessors used lots of the M4K resources. The M4K left for the on-chip memory is less, about 4k. When I program in the NIOS IDE, it will show me the error message that out of the address. Is there any way to solve the problem? Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
202 Views

请问一下你的问题解决了没有,我现在碰到了和你相似的问题。能不能告诉我解决的办法? 万分感谢!

0 Kudos
Reply