- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I'm working on a project where I'm using the Transceiver of Stratix V and it is operating at 2 Gbps. I'm trying to use the Clock Data Recovery (CDR) in Lock to Data (LTD) mode but the output is not as expected. It works fine when using Lock to reference (LTR) mode. In LTD, I'm asserting the rx_digitalreset signal after rx_is_lockedtodata stops toggling but it doesn't want to work properly. So, what should I do? How can I make it function correctly? ThanksLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- So, what should I do? How can I make it function correctly? --- Quote End --- Simulate it. Look at the first few documents here for instructions: https://www.ovro.caltech.edu/~dwh/correlator/cobra_docs.html The Arria V GZ part uses the Stratix V transceivers. Cheers, Dave
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page