- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear All,
I have problem in JTAG chain of Stratix III. I have a board which uses 2 FPGAs Stratix III (EP3SL200H780C4N). They are connected in JTAG chain. I also send the JTAG chain to you for review. :confused:Here are problem: 1. I can not program for FPGAs with JTAG chain 2. I program for FPGA2 first, and then program for FPGA1. It is OK. But if I program for FPGA1 first, and then program for FPGA2 --> FPGA1 be reseted. Could you please help me to find out the problem ? Could you also suggest me the solution for this problem? ThanksLink Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I can not open the zip file.
If you try to keep config low after programming ? Hans- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The zip file seems to be damaged, can't open it too
do you have more informations about how the fpga's are connected to the jtag and what about the addition signls like nConfig and others.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Failure of JTAG operation in dependence on activity of other design parts can be a problem of crosstalk between JTAG and other on board signals. In this case, you should check for possible interferences with the nconfig input.
A power supply drop would be another possible explanation.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page