Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

MAX10 FPGA on-chip input termination for LVDS 100R

Altera_Forum
Honored Contributor II
‎03-09-2017 12:10 PM
1,088 Views

Hello, 

I am making pcb for ALtera MAx10 project, where i use 5 Rx/Tx LVDS lanes connected to SATA connectors. 

 

Since it is LVDS, it needs termination on receiver. Now i know that Cyclone series had LVDS on-chip 100R termination, so my SATA connector could be configured as Master, and as Slave from Quartus software with no soldering required. 

 

but i was unable to find any data regarding max10 on-chip termination, does that mean, it does not have it ? and if it does have it, how can i enable it ?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-09-2017 03:55 PM
306 Views

 

--- Quote Start ---  

I know that Cyclone series had LVDS on-chip 100R termination 

--- Quote End ---  

 

Cyclone V has, Cyclone III/IV hasn't. MAX10 is effectively Cyclone III/IV core, it neither has differential on-chip termination.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.