FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

SOPC Builder Design Example from PCI Express Compiler user guide

Altera_Forum
Honored Contributor II
949 Views

Good day ! 

I have create a project for Quartus II 7.2 following the PCI Express Compiler user guide, Chapter8 (SOPC Builder Design Example). I use Application notes AN532, and test solution pcie.exe and simple_dma.exe from AN532 arhive. This examples also can work best. This test solution use Jungo Windriver wdapi811.dll functions.  

I have create oun driver and test application. 

This is test application use# include <condefs.h> 

USEUNIT("../../pci_diag.c"); 

USEUNIT("../../pci_lib.c"); 

USEUNIT("../../../shared/diag_lib.c"); 

USEUNIT("../../../shared/wdc_diag_lib.c"); 

in Jungo windriver directory. 

In system resouses i see two areas of memory BAR0 and BAR2.  

I can read and write data to BAR0, but this operation is slow. 

I want use the DMA controller, but do not now how config DMA controler and read \ write data with help Jungo Win driver function. 

Config DMA controler from BAR2 ? Is it true ? 

How I can read and write data - from BAR0 ?
0 Kudos
0 Replies
Reply